· Daily Matrices
· DAC Pavilion Panels
· Business Day@DAC
· Search the Program

· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials

· Intro to EDA
· Interoperability
· UML for SoC Design
· Women's Workshop

· Structured ASICs
· Power Minimization





WEDNESDAY, June 9, 2004, 4:30 PM - 6:30 PM | Room: 4
TOPIC AREA:  SYSTEM-LEVEL DESIGN AND VERIFICATION

   SESSION 35
  New Technologies in System Design
  Chair: Petru Eles - Linkoping Univ., Linkoping, SWE
  Organizers: Ahmed A. Jerraya, Gila Kamhi

  This session covers a broad set of ideas in system design, ranging from nanotechnologies to bus usage analysis. The first paper presents strategies for successful design given the anticipated high-defect rate of future nanotechnologies. The next three papers tackle the challenges of architectural synthesis from both the design and verification view points. The last paper provides throughput and power dissipation analysis of AMBA AHB bus usage.

    35.1   Defect Tolerant Probabilistic Design Paradigm for Nanotechnologies
  Speaker(s): Margarida Jacome - Univ. of Texas, Austin, TX
  Author(s): Margarida Jacome - Univ. of Texas, Austin, TX
Chen He - Univ. of Texas, Austin, TX
Gustavo deVeciana - Univ. of Texas, Austin, TX
Steve Bijansky - Univ. of Texas, Austin, TX
    35.2Architecture-Level Synthesis for Automatic Interconnect Pipelining
  Speaker(s): Yiping Fan - Univ. of California, Los Angeles, CA
  Author(s): Jason Cong - Univ. of California, Los Angeles, CA
Yiping Fan - Univ. of California, Los Angeles, CA
Zhiru Zhang - Univ. of California, Los Angeles, CA
    35.3Automatic Generation of Equivalent Architecture Model from Functional Specification
  Speaker(s): Samar Abdi - Univ. of California, Irvine, CA
  Author(s): Samar Abdi - Univ. of California, Irvine, CA
Daniel Gajski - Univ. of California, Irvine, CA
    35.4sDivide-and-Concatenate: An Architecture Level Optimization Technique for Universal Hash Functions
  Speaker(s): Bo Yang - Polytechnic Univ., Brooklyn, NY
  Author(s): Bo Yang - Polytechnic Univ., Brooklyn, NY
Ramesh Karri - Polytechnic Univ., Brooklyn, NY
David A. Mcgrew - Cisco Systems, Inc., San Jose, CA
    35.5sPerformance Analysis of Different Arbitration Algorithms of the AMBA AHB BUS
  Speaker(s): Massimo Conti - Univ. Politecnica della Marche, Ancona, Italy
  Author(s): Massimo Conti - Univ. Politecnica delle Marche, Ancona, Italy
Marco Caldari - Univ. Politecnica Delle Marche, Ancona, Italy
Giovanni B. Vece - Univ. Politecnica delle Marche, Ancona, Italy
Simone Orcioni - Univ. Politecnica delle Marche, Ancona, Italy
Claudio Turchetti - Univ. Politecnica delle Marche, Ancona, Italy